A vector in SystemVerilog is a one-dimensional array of bits. It can represent a collection of bits as a single entity, making it ideal for modeling data buses, registers, or any bit-level operations ...