This is a functional block diagram of a generic seven-stage pipelined RISC processor. The design achieves maximum performance when the signal propagation delay through each pipeline stage is equal. An ...