Formal verification of arithmetic circuits is a rigorous approach that employs mathematical techniques to ascertain the correctness of hardware designs implementing arithmetic operations.